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Abstract. In this paper a new Trapezoidal Triangu-
lar Multi Carrier SVPWM (TTMC-SVPWM) tech-
nique has been proposed for a cascaded H bridge multi-
level inverter. This technique has been implemented for
a 11-level cascaded H-bridge multilevel inverter to eval-
uate the performance parameters and also to compare it
with other types of carrier based PWM techniques such
as Phase Disposition (PD), Phase Opposition Disposi-
tion (POD), Alternative Phase Opposition Disposition
(APOD) and Phase Shifted Carrier (PSC) PWM tech-
niques. The simulation has been carried out for 11-level
H-bridge multilevel inverter using MATLAB/Simulink.
The detailed analysis of the results has been presented
and studied in terms of fundamental component of out-
put voltage and THD.
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1. Introduction
In recent years much work has been carried out on
Multilevel Inverters (MLI) to reduce harmonics in the
output current and voltage waveforms. These harmon-
ics result in extra power loss. All undesired operating
characteristics exhibited by converters can be overcome
in multi-level converters using a proper PWM tech-
nique. Multilevel inverters are used more popularly for
generating higher voltage levels with reduced harmon-
ics. This topic has been discussed in detail in [1], [2],
[3], [4] and [5]. Each converter of MLI operates at a low
switching frequency, thus reducing the stress on semi-
conductor devices, and the power loss due to switching
is reduced [6] and [7]. Increase in number of levels
in the inverter stage leads to the generation of stair-
case voltage waveform, which has a reduced harmonic
distortion. On the other side higher number of levels
increase the complexity in inverter control and present
voltage inequality problems. Multilevel inverters are
found to be suitable for static VAR compensators, ac-
tive power filters and motor drive applications. Com-
mon mode voltages are the major issues in the MLI
when they are interfaced with drives and they can be
overcome with sophisticated modulation methods [8].
Multilevel inverters are classified into [9]:
• diode clamped or neutral point clamped,
• capacitor clamped or flying capacitor,
• cascaded multilevel inverters.
Due to modularity and simplicity in control Cascaded
H-Bridge (CHB) MLI are used broadly in practical ap-
plications. Number of output phase voltage levels in
cascaded inverter are 2n+1, where n is the number of
H bridges used in one phase.
Several SPWM techniques like PDSPWM, POD-
SPWM and APODSPWM techniques have already
been implemented on MLI. These techniques have high
THD and low magnitude in output voltage. These can
be improved by using the proposed techniques.
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In this paper various carrier pulse width modulation
methods are introduced and compared. In addition to
this a new modulation method named Trapezoidal Tri-
angular Multi Carrier (TTMC) SVPWM is introduced
and implemented and compared with other methods.
This modulation method gives higher output voltage
and better harmonic distortion.
2. Multi Carrier SPWM
Techniques
By implementing modulation technique, low frequency
voltage harmonics are removed perfectly. This modula-
tion technique produces nearly perfect sinusoidal wave-
forms, with lower THD. A very wide spread method in
industrial applications is the classic carrier-based Si-
nusoidal PWM (SPWM) that uses the carrier shifting
technique to condense the harmonics in voltages gen-
erated by inverters. The carriers used in multilevel
inverter may be shifted vertically or horizontally.
The vertically shifted carrier scheme can be easily
realizable on any digital controller. This scheme comes
with three different techniques:
• All carrier signals are in Phase (Phase Disposition
(PD)).
• Half of the carrier signals above are in same phase
and half below carriers are in same phase but the
phase difference between these two half’s is 180◦
(Phase Opposition Disposition (POD).
• All carriers are alternatvely in opposition (Alter-
nate Phase Opposition Disposition (APOD)).
If the carriers are shifted horizontally corresponding
PWM is Phase Shifted Carrier PWM (PSCPWM). The
number of carriers required are (m− 1) for an m level
inverter in all the variants.
In the APOD, the sideband harmonics corresponding
to first set are centered around the carrier frequency.
In the APOD and the POD, harmonics will not exist
at pulse number mf , due to odd symmetry of their
PWM waveforms. The APOD and the POD strategies
provide similar performance for three level converters
[10]. In PD, the triplen harmonics of voltage will be
removed because the waveforms are asymmetric and
thus harmonics at mf are removed if mf is chosen as
a multiple of three. So the PD is more expedient due to
minute values of other harmonics. The PD strategy is
now well recognised for attaining the lowest line-to-line
harmonic voltage distortion.
The PSCSVPWM technique results in the termina-
tion of all carrier and connected sideband harmonics
up to 2N thc carrier group, where Nc is the number of
H-bridges in each phase. Phase Shifted Carrier PWM
(PSCPWM) is the common PWM for cascaded MLI.
The switching transitions for PSCPWM are 2N times
the number of switching transitions for APOD.
2.1. Modulation Index
The modulation index is the ratio of peak magnitudes
of the modulating signal Vm and the carrier signal Vc.
m =
Vm
Vc
. (1)
The modulation index in SPWM technique for cas-
caded multilevel inverter configuration is given by:
m =
Vm
(N − 1)Vc , (2)
where N is number of levels. For undermodulation
0 < m < 1. For overmodulation m > 1.
Generally, overmodulation is not desired because of
the presence of the lower frequency harmonics in the
output voltage and subsequent distortion in the load
current.
2.2. Frequency Modulation Ratio or
Pulse Number (mf)
It is the ratio of frequency of the triangular carrier
signal fc to the frequency of sinusoidal reference signal
fs. It controls harmonics in the output voltage.
mf =
fc
fs
. (3)
1) For an Odd Integer Value of mf :
To reduce the harmonics in output voltage, carrier sig-
nal would be synchronized with the reference signal.
The carrier signal frequency fc is an integer multiple
of the reference sinusoidal signal frequency fs, that is
the pulse number mf must be an exact integer. Sub
harmonics will exist at the inverter output voltage,
if mf is not an integer [11]. The output voltage signal
generated by implementing of SPWM technique has
harmonics of several orders in the phase voltage wave-
form. The leading harmonics are of fundamental and
other order of mf and mf ± 2. Thus mf would be an
odd integer to diminish even harmonics. If mf is not
odd, DC component may exist and even harmonics will
be present at output voltage [11].
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2) For mf as a Multiple of 3:
The triplen harmonics of three-phase PWM inverter
will be reduced by selecting mf as multiple of 3. Se-
lecting a multiple of 3 is also expedient to use the same
triangular waveform as the carrier in all three phases,
leading to some simplification in hardware control and
implementation [12].
3) For High mf :
The PWM technique pushes the harmonics into the
high frequency range nearby the carrier frequency and
its multiples. Harmonic content at inverter output is
reduced with larger number of pulses that is with high
value of mf or fc. But, a high carrier frequency results
in larger number of switchings per cycle and therefore
the power loss increases.
In few circumstances the ratio of carrier signal fre-
quencies and modulating signal frequencies cannot be
very high but the pole voltage has a fundamental fre-
quency component in-phase and proportionate to the
modulating signal. The vital benefit of having very
high carrier frequency, in contrast to the modulating
wave frequency, is that the useful fundamental fre-
quency component of pole voltage and unwanted har-
monics are far apart on the frequency spectrum. We
can virtually filter away the harmonic voltages with-
out attenuating the magnitude of the fundamental fre-
quency component by choosing a proper low pass filter.
If the harmonics are of high frequencies, then the re-
quired filter size is to be small.
In AC motor drive application, the intrinsic low pass
filtering characteristics of the motor load are enough
to reasonably block the harmonic current flow to the
load. In such cases requirement of filter may not arise.
The switches used in high power applications can be
switched on only at sub kilohertz frequency and hence
the carrier frequency will not be high. The switching
frequency losses should also be considered before de-
ciding the carrier frequency of the sine-PWM inverter.
The switching frequencies in this case are 1050 Hz
(mf = 21) and 1350 Hz (mf = 27).
Quarter and half wave symmetry safeguards that
even harmonics will not exist in the output voltage
spectrum. This can be realised by choosing mf odd.
Significant even harmonic which is removed, is the DC
component. The harmonic components below the fun-
damental frequency known as sub-harmonics will not
exist. For different power system applications, the
switching frequencies typically range from 2 kHz to
15 kHz [11].
3. Generalized TTMC - Space
Vector PWM for Cascaded
Multilevel Inverter
In conventional SVPWM for multilevel inverters to
find the switching time duration, for different inverter
vectors, the mapping of the outer sectors to an in-
ner sub hexagon sector is to be done. The switch-
ing inverter vectors corresponding to the concrete sec-
tors are switched and the time periods premeditated
from the mapped inner sectors. Implementing such
a scheme in multilevel inverters will be very difficult,
because higher number of sectors and inverter vectors
are present. And in this method the computation time
is increased for real time application.
In carrier based PWM scheme a proper offset voltage
is added to sinusoidal references before comparing with
carrier waves, to attain the performance of a SVPWM
[13]. The offset voltage calculation is based on the
modulus function depending on the DC link voltage,
the number of levels and the phase voltage amplitudes.
One more modulation scheme is offered where sinu-
soidal reference phase voltages are added with common
mode voltage of suitable magnitude all through the du-
ration [14] and [15]. Addition of common mode voltage
will not give SVPWM like performance, because mid-
dle inverter vectors will not be centered in a sampling
interval [16]. Another modulation technique is offered
in [17], where a fixed common mode voltage is added to
the reference phase voltage all through the modulation
range.
A simplified method is presented, where correct off-
set times are determined for centering the time dura-
tions of middle inverter vectors in a sampling interval.
A procedure is given in [18] and [19] for finding the
maximum probable peak amplitude of the fundamen-
tal phase voltage in linear modulation. The following
equations are used to calculate offset time Toffset.
Ta =
Va · Ts
Vdc
, (4)
Tb =
Vb · Ts
Vdc
, (5)
Tc =
Vc · Ts
Vdc
, (6)
where Ta, Tb and Tc are the time periods of imaginary
switching, proportional to the instantaneous values of
the reference phase voltages Va, Vb and Vc. Ts is the
sampling time period.
Toffset =
T0
2
− Tmin, (7)
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Fig. 1: Different modulation techniques.
T0 = Ts − Teffect, (8)
Teffect = Tmax − Tmin, (9)
where Tmax is the maximum magnitude of the three
reference phase voltages, in a sampling interval and
Tmin is the minimum magnitude of the three reference
phase voltages, in a sampling interval.
The inverter switching vectors are centered in a sam-
pling interval by the addition of offset voltage to the
reference phase voltages that equates the performance
of SPWM technique with the SVPWM technique [20].
Figure 1 shows the different modulation techniques by
the comparison of modulating wave generated in gen-
eralized SVPWM with triangular wave and trapezoidal
triangular wave.
This proposed SVPWM signal generation does not
involve look up table, sector identification, angle infor-
mation and voltage space vector amplitude measure-
ment for switching vector determination required in
the conventional multilevel SVPWM technique. This
scheme is more effective when compared with conven-
tional multilevel SVPWM technique.
4. Simulation Results and
Discussion
Simulations are carried out using Matlab/Simulink
environment for 11-level cascaded H-bridge MLI by
implementing proposed TTMC-SVPWM and TTMC-
SPWM techniques. A 3 phase induction motor is con-
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Fig. 2: 11-level cascaded H-bridge multilevel inverter.
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Fig. 3: Harmonic analysis for different SPWM Techniques with triangular carrier and mf = 27.
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(b) PODSVPWM.
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Fig. 4: Harmonic analysis for different SVPWM techniques with triangular carrier and mf = 21.
sidered as load for this scheme. The separate DC volt-
ages sources are set to 100 V for each H-bridge and the
switching frequencies are 1050 Hz and 1350 Hz consid-
ered for triangular and trapezoidal triangular carrier
waves. The simulated 11-level cascaded H-bridge MLI
connected to induction motor load is shown in Fig. 2.
Each phase consists of five H-bridges to generate
11-levels in phase voltage.
Figure 3 shows the harmonic analysis of inverter out-
put line voltage for different SPWM techniques with
triangular carrier having mf of 27. The fundamental
component magnitude in PDSVPWM, PODSVPWM
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(b) PODSVPWM.
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Fig. 5: Harmonic analysis for different SVPWM techniques with triangular carrier and mf = 27.
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Fig. 6: Harmonic analysis for different SVPWM techniques with trapezoidal carrier and mf = 21.
and APODSVPWM is the same and it is more than
PSCPWM technique. In PSCSPWM technique no har-
monics present up to 2N thc carrier group that is up
to 13.5 kHz for carrier frequency of 1350 Hz. The
PDSPWM technique gives better harmonic perfor-
mance in comparison to the other SPWM techniques.
Figure 4 and Fig. 5 show the harmonic analysis
of inverter output line voltage for different SVPWM
techniques with the triangular carrier wave having mf
of 21 and 27. The fundamental component of out-
put voltage in all the PWM techniques is almost the
same but 15 % more than all the SPWM techniques
except PSCPWM. The performance of PODSVPWM
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Fig. 7: Harmonic analysis for different SVPWM techniques with trapezoidal carrier and mf = 27.
and APODSVPWM techniques is almost the same in
terms of THD, but PSCSVPWM performance is bet-
ter than the performance of these two methods. The
PDSVPWM technique gives 5.45 % of THD, which
gives better performance with respect to all other tech-
niques. If the carrier frequency increases, the THD in
PDSVPWM, PODSVPWM and APODSVPWM tech-
niques reduces, whereas no change is observed in the
magnitude of fundamental component. In PSCPWM
technique the harmonics are shifted towards higher fre-
quency.
Figure 6 and Fig. 7 show the harmonic analysis of
output line voltages, when the inverter is controlled by
different SVPWM techniques with trapezoidal triangu-
lar carrier waves having mf = 21 and mf = 27. In this
SVPWM technique with mf = 21, the magnitude of
fundamental component is increased in all techniques
but the THD is almost the same as triangular carrier
wave except the PSCSVPWM. In PSCSVPWM the
THD values are increased corresponding to the trian-
gular carrier wave. If the carrier frequency is increased,
there is a reduction in the THD in all the methods ex-
cept PSCSVPWM. The performance of PSCSVPWM
remains the same even though carrier frequency in-
creased.
Table 1 shows the comparison of different SPWM
techniques with trapezoidal triangular carrier and dif-
ferent SVPWM techniques with triangular carrier and
trapezoidal triangular carrier waves. It is observed
from tabulated simulation results that PDSVPWM
technique with triangular carrier wave having mf of
Tab. 1: Comparison of %THD and fundamental component
of voltage for different PWM techniques.
S. no. PWMtechnique
Fundamental
component of
line voltage
THD
(%)
SPWM-triangular
carrier wave with {mf = 27}
1 PDSPWM 864.2 6.73
2 PODSPWM 866.1 9.44
3 APODSPWM 865.8 8.33
4 PSCSPWM 692.7 12.30
SVPWM-triangular
carrier wave with {mf = 21}
5 PDSVPWM 1009 5.45
6 PODSVPWM 1002 8.78
7 APODSVPWM 1002 8.78
8 PSCSVPWM 1008 7.70
SVPWM-triangular
carrier wave with {mf = 27}
9 PDSVPWM 1009 4.79
10 PODSVPWM 1001 8.62
11 APODSVPWM 1001 8.57
12 PSCSVPWM 1008 7.82
SVPWM-trapezoidal triangular
carrier wave with {mf = 21}
13 PDSVPWM 1020 5.62
14 PODSVPWM 1007 8.10
15 APODSVPWM 1007 8.07
16 PSCSVPWM 1045 12.57
SVPWM-trapezoidal triangular
carrier wave with {mf = 27}
17 PDSVPWM 1015 5.11
18 PODSVPWM 1002 7.88
19 APODSVPWM 1003 7.86
20 PSCSVPWM 1045 12.47
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27 gives better THD as 4.79 % and 1009 V fundamen-
tal voltage. Whereas the PDSVPWM technique with
trapezoidal triangular carrier wave having mf of 21
gives better THD of 5.11 % and 1020 V fundamental
component of voltage.
5. Conclusion
In this paper new trapezoidal triangular multicarrier
SVPWM techniques such as Phase Disposition (PD),
Phase Opposition Disposition (POD), Alternate Phase
Opposition Disposition (APOD), and Phase Shifted
Carrier PWM (PSCPWM) have been implemented for
11-level cascaded MLI. The above results are compared
among each other and with different trapezoidal trian-
gular carrier SPWM techniques. It is observed that
PDSVPWM technique with 1350 Hz triangular car-
rier wave gives 4.79 % of THD, which is the better
performance for a 11 cascaded H-bridge MLI, whereas
PDSVPWM with 1350 Hz trapezoidal triangular car-
rier gives 1015 voltage of high fundamental component
and 5.11 % of THD value. It is concluded that tri-
angular carrier PDSVPWM gives better THD, with
trapezoidal triangular carrier wave, all the techniques
give high fundamental component of line voltage, but
PSCPWM with trapezoidal triangular carrier wave
gives higher fundamental component voltage among all
other techniques along with higher THD values. In all
these methods if the carrier frequency is increased be-
yond 1350 Hz, the THD in the line voltage is increased.
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